• Completed project includes a defined instruction set, a dedicated ALU and memory management

  • The logic design was completed through Intel Quartus and later uploaded to a Terasic DE10-Lite FPGA development board to verify the final design.

Full Project Files

Simulated Test Timing Diagram